Design-for-testability ( D F T ) for synchronous sequential circuits causes redundant faults in the original circuit to be detectable in the circuit with DFT logic. It has been argued that such faults should not be detected in order to avoid reducing the yield unnecessarily. One way to deal with such faults is to mask (or ignore) their fault effects when they appear on the circuit outputs, without masking the detection of faults that need to be detected. To investigate the extent to which this can be accomplished, we describe a procedure for masking the effects of redundant faults of the original circuit under a given test set generated for the circuit with DFT logic. The procedure attempts to maximize the number of redundant faults that are masked while minimizing (or holding to zero) the number of other masked faults.
Introduction
The complexity of test generation for synchronous sequential circuits requires that design-for-testability ( D F T ) techniques be used to facilitate test generation [11-(121. Scan [I] , [Z] is the most popular DFT technique for synchronous sequential circuits. It has been noted repeatedly that redundant faults in the original circuit before DFT insertion become detectable after DFT insertion. The question that arises then is whether such faults should be detected, thus potentially reducing the yield, even though they do not affect the circuit functionality.
To facilitate the discussion of this issue, let F be the set of faults detectable in the circuit with DFT (in the case of full scan, these are the detectable faults in the combinational logic of the circuit). Considering the original circuit without DFT, the set of faults F is partitioned into two subsets: (I) The subset of detectable faults FoD in the original circuit. More generally, the set FoD contains the faults that can affect the functionality of the original circuit. Using the classification of 1131, this set may include some undetectable faults that are not redundant. (2) The subset of redundant faults FOR, which contains all the faults whose effect on the functionality of the original cir-cuit can be neglected. The exact definition of FoD and FOR is not important for our discussion. What is important is that the faults in F,, should be detected, while for the faults in FOR one may argue that they should not be detected in order not to reduce the yield unnecessarily. In addition it is important to note that although the complexity of identifying redundant faults in synchronous sequential circuits is high, there are efficient procedures that can identify large subsets of these faults [14] , 1151 . Throughout the discussion we will use the fact that F = Fo,UFoR is the set of detectable faults in the circuit with DFT.
There are many reasons why faults in FOR (i.e., faults that do not affect the functionality of the original circuit but are detectable in the circuit with D F T ) should be detected. When a redundant fault is present in the circuit, it may cause a detectable fault to be missed by a test set designed under the single fault assumption (161. Moreover, an undetectable fault may become detectable in the presence of a redundant fault and affect circuit functionality 1161.
In spite of these reasons, the argument that faults in FOR should not be allowed to reduce the yield is a valid one. In the industry, for high volume chips, some of the chips that fail specific structural tests are subjected to functional tests and are accepted as good if they pass the functional tests. This step is called yield recovery.
Developing tests that avoid or minimize unnecessary yield reduction as proposed here may help reduce the need for functional tests, which are expensive to develop and require expensive testers for test application.
When considering the issue of detecting faults in FOR due to the insertion of DFT logic, it is important to note that test generation is normally carried out for the circuit with DFT under the set of target faults F . Even if the faults in FOR are excluded from F , resulting in the set of target faults F-FOR =FoD, faults out of FOR may be accidentally detected in the circuit with DFT (we demonstrate this point later). A possible solution is to modify the test generation process so as to ensure that faults in FOR are not accidentally detected by any test generated for faults in FDD. However, it is possible that every test for a fault f E Foo would also detect a fault f. E FOR.
making it impossible to avoid the detection o f f E FOR unless f E F,, is left undetected. Moreover, a test generation process that avoids detection of faults in FOR may be too complex, defeating the purpose of inserting DFT logic. A solution discussed next is shown to be simple and effective. The proposed method is used for stuck-at faults.
However, it is applicable to other fault models such as transition faults, path delay faults, and so on.
Suppose that a test set T is generated for the circuit with DFT to detect the set of faults F (or FoD). We denote by R the complete response of the fault free circuit with DFT to the test set T . (2) If there exists a fault f E Foo that can only be detected in positions which are also included in /U), i.e., I ( f ) -f ( f ) =I$, by ignoring positions !(f) of the output response we will lose the detection o f f E FoD. Thus, we need to decidejn this case whether we prefer to detect f together withf, or to lose the detection off while masking the detection o f f .
We develop in Section 2 a procedure for selecting positions that will be ignored or masked so as to minimize the number of detected faults in FOR. If it is acceptable to reduce the number of detected faults in Foe, then the proposed procedure can also be used for maximizing the number of detected faults in FoD while simultaneously minimizing the number of detected faults in FOR. Using this procedure, we study in Section 3 the range of options related to the detection of faults in FOR and F,,. It should he mentioned that masking selected positions in test responses is already used for ignoring positions where the response of the fault free circuit is unknown. Here we use masking of selected positions of test responses in which the value of the fault free response is known in order to avoid detection of faults which should not be detected. Thus, the proposed method fits well with the existing test application practices.
The proposed procedure accepts a given test set. It is also possible to apply the proposed procedure during test generation to select positions that will be masked for a given test as soon as the test is generated. In this case it is possible to avoid marking as detected faults in FoO that are detected on masked positions, and generate different tests for such faults.
Masking procedure
In this section we describe a procedure for selecting positions in the output response of a circuit that will be masked in order to avoid the detection of faults in FOR. W e first give an example. W e then describe the general procedure.
Example
We consider a circuit with two outputs, three tests and nine faults that are detectable in the circuit with DFT. The faults are denoted fo, ' ' . f s . Since we have three tests and two output values for each test (corresponding to the two circuit outputs), the output response R consists of six positions numbered 0, ' ' ' ,5. By performing fault simulation with fault dropping, we identify for every fault f the first position of the output response where it is detected. This position corresponds to the first index i where
We show this information in Table 1 by placing an x in row fj column i when fj is detected on
R [ i l #R,,[il).
We assume that FoD = (fo, ' ' ' f6) and FOR = ( f , f s ) . For the faults in FOR, we need all the positions of the output response where they are detected. We obtain this information by performing fault simulation without fault dropping only for these faults. We mark the additional positions where these faults are detected by entering y's in the appropriate positions of Table 1 . 
Notation
W e already introduced the notation R for the onedimensional response of the fault free circuit, R, for the one-dimensional response of the faulty circuit in the presence of a fault f , and l ( f ) for the positions where
We define the masking array M , which determines the positions of the output response that will be masked or 
Procedure
The proposed procedure for determining the array M is described next and given formally below as Procedure 1 ,
The procedure uses a test set T that detects the set of faults F in the circuit with DFT when M is the all-0 array. In the first step of Procedure 1 we initialize M to the all-0 array. We then perform fault simulation with fault dropping to find the first position irde,Cf) where every fault f E F is detected.
Procedure 1 performs several passes over the set of faults FOR, In Pass P , it allows at most P faults in FoD to be undetected due to masking of faults in FUR. In Pass 0, all the faults in F,, must continue to be detected, and masking is not allowed to cause any fault in FoD to be undetected. The value of P is increased by one at the end of a pass. Thus, we find a solution where all the faults in F,, continue to be detected, then a solution where all but one of the faults in FoD continue to be detected, and so on.
To check whether the detection off E FUR can be avoided in Pass P , f is first simulated without fault dropping to find /U). fault f considered before f may not be correct after f is masked. Therefore, if at least one fault is masked in Pass P we increment P by one at the end of the pass.
For everyf E FUR, we initialize NoDMV) to zero at the beginning of Procedure 1, and we update it every time f is considered and a new value is available. We note that N o D M c f ) can never go down as more and more output values are masked during Procedure 1. Therefore, if the current value of NOoM(f) available for a fault f E FOR is such that NODMU) > P , there is no need to consider fault f in Pass P . This allows us to avoid consideration of faults in certain passes of Procedure 1 if these faults are guaranteed to remain detected at the end of the pass. Procedure 1: Masking output values 
(4)
If any fault f E FOR was masked is pass P , set ;'ldriV) = ildJ).
(e) (0 IfNm,U)>P:
If there is at least one fault f E FOR such that i,,,(f)sOgotoStep3. Table 3 we show the following parameters for every circuit using a conventional, compacted test set.
The number of tests in T , denoted by N T . The number of faults in FoD that are masked (i.e., faults f E F,, with ildercf) = U ) . denoted by NDDM.
This number represents the loss in detection of faults in Fo,, which should be detected.
The Pass P = 0, we mask the detection of 32 of these faults are masked. In the worst case, all the faults will be simulated with fault dropping in every pass. In practice, only a small subset of the faults is simulated in every pass.
Experimental results
W e applied Procedure I to ISCAS-89 and ITC-99 benchmark circuits. For the set of faults F we use the set of faults detectable assuming full scan. For F,, we use the faults detectable assuming that the synchronous sequential circuit can be reset to the all-0 state. The remaining faults in F are included in the set FOR. It should be noted that the faults, which are undetectable assuming the all-0 initial state, are also undetectable assuming an unknown initial state. For ~3 5 9 3 2 we obtain FOR = 0 and we do not consider this circuit.
For the test set T we initially use a conventional, compacted test set that detects all the faults in F (is., all the detectable faults of the full scan circuit). Later we will consider other types of test sets in order to demonstrate the effects of the test set on the results. The second column under %M,NORD,NODM in Table 3 demonstrates that large numbers of faults in FOR can be masked while still detecting all the faults in FoD.
The tradeoff between the number of masked faults in FOR and the number of masked faults in Fo0 is also demonstrated by Table 3 . For several circuits (s953 and sl196) it is possible to mask all the faults in FOR without masking any fault in F, , .
The run time of Procedure 1 in seconds on a Sun U80 Workstation is shown in Table 4 . Our implementation of Procedure l does not use some of the speedup techniques included in the description of the procedure. The most notable technique missing from our implementation is the observation that only a fault f such that i , r , ( f ) is masked needs to be simulated. Nevertheless, the run time is reasonable for all the circuits considered.
If Procedure 1 is applied using a non-compacted test set, we may be able to mask more faults in FOR without masking any faults in FoD . This is due to the fact that a non-compacted test set tends to detect fewer faults with each test, and as a result, it is easier to mask a fault without masking any other fault. Similarly, an n-detection test set for I I > 1 will provide more tests for every fault and it is likely to allow us to mask faults while leaving unmasked output values to detect other faults, which should not be masked. We show the results of Procedure 1 using compacted 10-detection test sets in Table 5 . We only consider several circuits where the conventional compacted test set required large numbers of faults in FoD to be masked in order to mask all the faults in FOR.
From Tables 5 it can be seen that IO-detection test sets are effective in allowing faults in FOR to be masked without masking faults in Fa,. For example, in the case of ~1 4 2 3 , it is possible to mask all the faults in FOR without masking any fault in FoD. Other circuits for which 10-detection test sets allowed all the faults in FOR to be masked without masking any fault in FoD are s344, s382, sSZ0 and ~1 4 8 8 .
All the test sets considered so far are generated for all the faults in F , including the faults in FoD and the faults in FOR. Next, we consider test sets generated by targeting only the faults in FoD. Such test sets detect faults in FOR only due to accidental detection by some tests generated for faults in F, , .
The results for such test sets are shown in Tables 6 and demonstrate the number of faults in FoD that will be masked when masking all the faults in FOR. This is the number of faults in FoD that are dominated by at least one fault in FOR.
Dominance relations as defined here are available for some of the circuits considered here. Based on these dominance relations we found that faults in FDD, are never dominated by faults in FOR for these circuits. Thus, theoretically, it is possible to derive a test set where it will be possible to mask all the faults in FOR without masking any faults in F, , . Our experiments with 10-detection test sets confirm this point.
Concluding remarks
It has been argued that a redundant fault that becomes detectable due to the insertion of DFT logic should not be detected in order to prevent unnecessary yield loss. One way to deal with redundant faults that become detectable due to DFT logic is to mask their fault effects that reach an output. This should be done as much as possible without masking the fault effects of faults that need to be detected. To investigate the extent to which this can be accomplished, we described a procedure for masking the effects of redundant faults under a given test set. The procedure attempts to maximize the number of redundant faults that are masked while minimizing the number of other masked faults. Several points were of patticular interest in this study. (1) The point where all the originally detectable faults are detected and as many originally redundant faults as possible are masked. (2) The point where all the originally redundant faults are masked. The proposed procedure allowed us to explore the range of options between these two points. 
